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Abstract 
 
The purpose of this article is to present the research results on the development of the original noise-immune 
Fibonacci counter based on Zeckendorf’s Theorem. The main peculiarity of the counter consists in the fact that we 
use only the so-called minimal forms of the Fibonacci code for error detection what increases noise immunity and 
informational reliability. The Fibonacci counter demonstrates significant benefits in comparison with the known 
Fibonacci counters based on the “convolutions” and “devolutions,” both in speed and error detection ability. The 
Fibonacci counter can be the important step for designing noise-immune Fibonacci microcontrollers and 
microprocessors. 
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1. Introduction 
A theory of Fibonacci numbers in modern mathematics began to develop rapidly starting since 60th 
years of the 20 century. In 1961 he Soviet mathematician Nikolai Vorobyov published the book 
"Fibonacci Numbers" [1]. This book has been reprinted many times and translated into many languages. 
In 1963 a group of the American mathematicians created the mathematical Fibonacci Association and 
began to publish The Fibonacci Quarterly. The book “Fibonacci and Lucas Numbers,” published by the 
American mathematician Verner Hoggatt in 1969 [2], until now is one of the best books in this field. In 
1992 a group of Slavic Fibonacci scientists (Ukraine, Russia, Belarus) created the Slavic Golden Group, 
which played a great role in the development of this research area in Ukraine, Russia, Belarus and other 
countries. In 1993 the Group was reorganized into the International Club of the Golden Section. At the 
initiative of the Club, in 2005 the Academy of Trinitarism (Russia) has organized the Institute of the 
Golden Section, which united all Slavic scholars in the field. In 2010, according to the initiative of the 
Club, the International Congress on the Mathematics of Harmony has been held in the Odessa National 
University (Ukraine). 
 In 1939 the Belgian medical doctor, army officer and amateur of mathematics Eduardo Zeckendorf 
(1901-1983) had proved in 1939 an interesting theorem, known as Zeckendorf's Theorem [3]. 
Although Zeckendorf did not have any relation to computers, his theorem is a very important 
mathematical result of fundamental importance for computer technology. This theorem is concerning to 
the representation of positive integers as a sum of Fibonacci numbers. Thus, Eduardo Zeckendorf 
predicted by his famous theorem a principally new way in the development of computer technology – 
Fibonacci computers, which can develop in modern science starting since 60
th
 years of 20 c. [4-19].  
The purpose of this article is to describe a new computer device, the original Fibonacci counter, based 
on Zeckendorf’s Theorem. The Fibonacci counter demonstrates significant benefits in comparison with 
the known Fibonacci counters [9-12], both in speed and error detection ability what improves noise 
immunity and informational reliability of computers. The Fibonacci counter, based on Zeckendorf's 
Theorem, is an important step in designing noise-immune Fibonacci microcontrollers and 
microprocessors.  
2. Mathematical foundations  
2.1. The simplest mathematical identities for the Fibonacci numbers 
Fibonacci numbers are numerical sequence, generated with the following recurrence relation: 
1 2 1 2; 1i i iF F F F F      (1)  
We emphasize that in mathematics [1,2] the Fibonacci numbers are called a recurrence numerical 
sequence, which begins with two 1’s, and the next elements of the Fibonacci sequence are calculated 
according to the recurrence relation (1), that is, 
nF : 1,1,2,3,5,8,13,21,34, (2)  
We will use here the following simplest mathematical properties of the Fibonacci numbers [1, 2]: 
1 2 2... 1n nF F F F       (3)  
1 3 5 2 1 2... k kF F F F F      (4)  
2 4 6 2 2 1... 1k kF F F F F        (5)  
2.2. Fibonacci code 
Fibonacci code is the following positional representation of natural numbers: 
1 1 1 1... ...n n n n i iN a F a F a F a F        (6)  
where  0,1ia  is a binary numeral,  1,2,3,...,iF i n is the weight of the i-th digit. 
The Fibonacci code is similar to the classical binary code:  
 1 2 1 0
1 12 2 ... 2 ... 2
n n i
n n iN a a a a
  
       (7)  
where  0,1ia  is a binary numeral,  
12 1,2,3,...,i i n  is the weight of the i-th digit. 
The following mathematical property of binary numbers 
0 1 3 12 2 2 ... 2 2 1n n       (8)  
is very important for designing binary counters. According to (8) the transition of the binary 
combination 011...11
n
 to the next binary combination 100...00
n
is performed with carry-over of the bit 1 
from the preceding digits to the next digit. The problem transferring bits from the junior to senior digits is 
a major problem at designing classical binary counters.  
Comparing the property (8) for the binary numbers to the similar properties (3)-(5) for the Fibonacci 
numbers, we see that the Fibonacci counter has a much greater opportunity to create effective algorithms 
for Fibonacci counters. This idea underlies the Fibonacci counter presented in this article. 
The brief notation of the n-bit Fibonacci code (6) consists of the n bits, starting from the higher bit n
a
, 
and represents the positive integer N in the form: 
1 2 1... ...n n iN a a a a a  (9)  
The brief notation (9) is called Fibonacci representation of positive integer N.  
We emphasize that Fibonacci code (6) is similar to the binary code (7), because the Fibonacci 
representation (9) consists only of the bits 0 and 1. This means that the Fibonacci counter and Fibonacci 
microprocessors and microcontrollers are similar to the classical binary counters, microprocessors and 
microcontrollers, because they use the same binary elements and binary logic what is important for 
microelectronic technology. 
2.3. Zeckendorf’s theorem  
Let us prove the following theorem. 
Theorem 1. Arbitrary positive integer N has one and the only representation in the form: 
iN F r   (10)  
where
 2,3,4,...iF i  is some Fibonacci number, r is some nonnegative integer, which satisfies to  
the conditions:  
10 ir F   (11)  
Proof. Consider the sequence of Fibonacci numbers 
 11,1,2,3,5,8,13,..., , ,...i iF F  (12)  
 Since the numerical sequence (12) is a strictly increasing one, starting from the lowest Fibonacci 
number 2 1F  , this means that we can always choose in the sequence (12) one and the only couple of the 
adjacent Fibonacci numbers iF , 1iF  , which are connected with the positive integer N by the following 
inequality: 
1i iF N F   (13)  
Consider the difference  
ir N F   (14)  
whence follows: 
iN F r   (15)  
Subtracting the Fibonacci number iF from each member of the inequality (13), we get: 
10 i i iN F F F     (16)  
It follows from the recurrence relation (1) that 
1 1i i iF F F    (17)  
If we take into consideration the formulas (14) and (17), then the inequality (16) can be written as 
follows: 
10 ir F  . 
Theorem is proved.  
Theorem 1 can be used for the proof of Zeckendorf’s theorem. As is known, Zeckendorf proved that 
each positive integer can be represented as the unique sum of non adjacent Fibonacci numbers, as 
exemplified below: 
38=34+3+1; 39=34+5; 40=34+5+1; 41=34+5+2; 42=34+8. (18)  
Zeckendorf’s theorem is described in the book [2] and in the numerous articles published in The 
Fibonacci Quarterly.  
Theorem 1 gives the following simple algorithm for the representation of the positive integer 1nN F 
in the n-bit Fibonacci code (6). Let us represent the weights of the n-bit Fibonacci code (6), starting from 
the higher digit n,as follows:   
 1 2 1 1 3 2 1, , ,..., , , ,..., , ,n n n i i iF F F F F F F F F     (19)  
The first step consists in a comparison of the number 1nN F   with the highest Fibonacci number nF . 
If 1n nF N F   , this means that the value of the n-th bit of the Fibonacci representation (9) is equal to 
1na  . After that we should calculate the difference 1 nr N F  . According to (11) this difference 
1 1nr F  . This means that the binary numeral 1n
a  , which follows after 1na  , automatic should be 
 1 0na   . By continuing a comparison of the difference 1
r
 to the next Fibonacci numbers 
1 2 1, ,..., , ,...n n i iF F F F   , we found the couple of the adjacent Fibonacci numbers 1
,i iF F , which are 
connected with the difference 1
r
 by the following inequality: 
1 1i iF r F   (20)  
This means that the value of the bit
1ia  . After that we should calculate the difference 2 1 ir r F  . 
According to (11) this difference 2 1
0 ir F  .This means that the bit 1i
a  , which follows after 
1ia  , 
automatic should be 1
0ia   . 
This conclusion has a general character, that is, the Fibonacci representation (9), obtained by using this 
algorithm, has the following unusual property: after each bit 
1ia   , 1,...,3,2i n n   from the left to 
the right automatic follows the bit 1
0ia   . Such Fibonacci representation (9) is unique and called a 
minimal form.  
These arguments are another proof of Zeckendorf’s Theorem: each positive integer can be 
represented as the unique sum of non adjacent Fibonacci numbers.  
 
3. Algorithm of the Fibonacci counter for the minimal form  
3.1. An example of the Fibonacci counting for the minimal form 
Table 1 demonstrates the example of the “Fibonacci counting” for the case of the 8-bit minimal form: 
8 7 6 5 4 3 2 1N a a a a a a a a  (21)  
The analysis of Table 1 allows formulating the following general peculiarities of the “Fibonacci 
counting,” used only minimal forms: 
1. First of all, we make one important remark. The lowest bit 1
a
 of every minimal form is equal to 0 
identically, that is, the minimal form (21) looks as follows: 
8 7 6 5 4 3 20N a a a a a a a  (22)  
This property is valid for the arbitrary n-bit minimal form, that is, in the general case we have: 
1 1 3 2... ... 0n n i iN a a a a a a   (23)  
In this case we can exclude from consideration the lowest bit 1
0a 
 from the Fibonacci code (6) and 
consider the "truncated" Fibonacci code with the digit weights 2 3 4 5 61, 2, 3, 5, 8,..., nF F F F F F      
, that is,  
1 1 3 3 2 2... ...n n n n i iN a F a F a F a F a F         (24)  
 Table 1. Sequential change of the minimal forms 
n 8 7 6 5 4 3 2 1 n 8 7 6 5 4 3 2 1 
N/Fn 21 13 8 5 3 2 1 1 N/Fn 21 13 8 5 3 2 1 1 
0 0 0 0 0 0 0 0 0 13 0 1 0 0 0 0 0 0 
1 0 0 0 0 0 0 1 0 14 0 1 0 0 0 0 1 0 
2 0 0 0 0 0 1 0 0 15 0 1 0 0 0 1 0 0 
3 0 0 0 0 1 0 0 0 16 0 1 0 0 1 0 0 0 
4 0 0 0 0 1 0 1 0 17 0 1 0 0 1 0 1 0 
5 0 0 0 1 0 0 0 0 18 0 1 0 1 0 0 0 0 
6 0 0 0 1 0 0 1 0 19 0 1 0 1 0 0 1 0 
7 0 0 0 1 0 1 0 0 20 0 1 0 1 0 1 0 0 
8 0 0 1 0 0 0 0 0 21 1 0 0 0 0 0 0 0 
9 0 0 1 0 0 0 1 0 22 1 0 0 0 0 0 1 0 
10 0 0 1 0 0 1 0 0 23 1 0 0 0 0 1 0 0 
11 0 0 1 0 1 0 0 0 24 1 0 0 0 1 0 0 0 
12 0 0 1 0 1 0 1 0 25 1 0 0 0 1 0 1 0 
 
2. The following characteristic property is valid for arbitrary minimal form: after each bit 1 from the 
left to the right the bit 0 follows, i.e., two bits of 1 do not occur near. This property is a reflection of 
Zeckendorf’s Theorem in the Fibonacci representations (22), (23). Taking into consideration this 
fundamental property, Table 1 can be represented as is shown in Table 2. 
 
Table 2. The "truncated" Fibonacci code 
n 8 7 6 5 4 3 2 n 8 7 6 5 4 3 2 
 N/
Fn 
21 13 8 5 3 2 1 N/
Fn 
21 13 8 5 3 2 1 
0 0 0 0 0 0 0 0 13 0 1 0 0 0 0 0 
1 0 0 0 0 0 0 1 14 0 1 0 0 0 0 1 
2 0 0 0 0 0 1 0 15 0 1 0 0 0 1 0 
3 0 0 0 0 1 0 0 16 0 1 0 0 1 0 0 
4 0 0 0  1 0 1 17 0 1 0 0 1 0 1 
5 0 0 0 1 0 0 0 18 0 1 0 1 0 0 0 
6 0 0 0 1 0 0 1 19 0 1 0 1 0 0 1 
7 0 0 0 1 0 1 0 20 0 1 0 1 0 1 0 
8 0 0 1 0 0 0 0 21 1 0 0 0 0 0 0 
9 0 0 1 0 0 0 1 22 1 0 0 0 0 0 1 
10 0 0 1 0 0 1 0 23 1 0 0 0 0 1 0 
11 0 0 1 0 1 0 0 24 1 0 0 0 1 0 0 
12 0 0 1 0 1 0 1 25 1 0 0 0 1 0 1 
3.2. General operational rules of the Fibonacci counter for the minimal form 
Analysis of Table 2 allows establishing the following general operational rules of the Fibonacci 
counting for the minimal form. As follows from Table 2, the transition from the Fibonacci code (24) of the 
number N to the Fibonacci code of the next number N+1 is done by writing the bit 1 into the 
corresponding digit of the next Fibonacci code of the number N+1. At the same time, we must follow the 
following rules. 
The rule 1.The next bit of 1 is written directly into the lowest digit of the "truncated" Fibonacci code 
(24) (that is, to the digit with the number 2) only for the condition when the bits of the first two digits 
(with the numbers 2 and 3) in the preceding Fibonacci code of the number Nare equal to 0 (the cases, 
corresponding to the Fibonacci codes of the integers 0,5,8,11,13,16,19,21,24 in Table 2). 
The rule 2. Let the Fibonacci representation of the integer N has the following form:  
 
1 2 3
1 ... 2 3 2 2 2 1 2 2 1 2 2 2 3 ... 4 3 2
... 1 0 1 0 ... 1 0 1n n k
n n k k k k k k k
a a a 
      
0 0
 
 
We can see that in this Fibonacci representation we have a specific group of bits, starting from the 2nd 
and ending with the (2k+2) th bits. This group of bits consists of two parts:  
 1) The group of the digits from the 2nd to  2k st digits. Here, the 2nd digit is equal to 1, but the others 
digits are alternating bits 1 and 0; herewith the bits 1 are in all digits with the even numbers:
2,4,6,...,2 2,2k k .  
2) The group of the two digits with the numbers  2 1k  and  2 2k  , here with the bits 0 are in the 
both digits (see in bold). Note that the remaining group of bits with the numbers from (2k +3) to n satisfies 
to the condition of the minimal form (two bits of 1 do not occur near).  
Then, the change of the Fibonacci representation of N on the next Fibonacci representation of N+1 
(when the next bit 1 enters the input of the counter) is realized according to the following Rule 2: the bit 
of 1 is recorded into  2 1k  th digit, and all the remaining digits to the right are nulled; herewith the 
Fibonacci representation of N+1 takes the following form: 
 
1 3
1 ... 2 3 2 2 2 1 2 2 1 2 2 2 3 ... 4 3 2
... 0 1 0 0 0 0 ... 0 0 0n n k
n n k k k k k k k
a a a 
      
 
 
Let’s prove that this Fibonacci representation corresponds to the integer 1N  . This follows directly 
from the formula (5), that is, the new Fibonacci representation, in fact, is the Fibonacci representation 
(minimal form) of the integer 1N  . 
The rule 3. Let the Fibonacci representation of the integer N has the following form:  
 
1 2 2
1 ... 2 2 2 1 2 2 1 2 2 2 3 2 4 ... 4 3 2
... 1 0 1 0 ... 0 1 0n n k
n n k k k k k k k
a a a 
      
0 0
 
We can see that in this Fibonacci representation we have a specific group of the digits, starting from 
the 2nd and ending with the  2 1k  th digits. This group of the digits consists of two parts:  
1) The group of the digits from the 2nd to  2 1k  st digits. Here, the 2nd digit is equal to0, but the 
others digits are the alternating bits 1 and 0; herewith the bits 1 are in all the digits with the odd numbers: 
3,5,7,...,2 3,2 1k k  .  
2) The group of the two digits with the numbers 2k and  2 1k  , here with the numerals 0 are in the 
both digits (see in bold). Note that the remaining group of the digits with the numbers from  2 2k   to n  
satisfies to the condition of the minimal form (two bits of 1 do not occur near).  
Then, the change of the Fibonacci representation of N on the next Fibonacci representation of 1N   
(when the next 1 enters the input of the counter) is realized according to the following Rule 3: the bit of 1 
is recorded into the 
 2k
th digit, but all the remaining digits to the right are nulled; here with the new 
Fibonacci representation of N+1 has the following form: 
 
  
1 2
1 ... 2 2 2 1 2 2 1 2 2 2 3 2 4 ... 4 3 2
... 0 1 0 0 0 0 ... 0 0 0n n k
n n k k k k k k k
a a a 
      
 
 
Let’s prove now that this Fibonacci representation corresponds to the integer 1N  . It is clear that the 
weight of the  2k th digit is equal to 2kF . On the other hand, according to (4) the sum of all the 
Fibonacci numbers with the even indexes1,3,5,...,2 1k   is equal to 2kF . Let’s recall that we consider the 
“truncated” Fibonacci code (24), where the 1st digit is absent. Taking into consideration this fact, we can 
rewrite the identity (4) as follows: 
3 5 2 1 2 1 2... 1k k kF F F F F F        (25)  
Thus, the numerical equivalent of the nulled digits is equal to 2 1kF  , whereas the numerical 
equivalent of the  2k th digit is equal 2kF . It follows from this consideration that the new Fibonacci 
representation, in fact, is the minimal form of the number 1N  .  
A new operational algorithm of the Fibonacci counter shows that the transition from the Fibonacci 
representation of the number N  into the Fibonacci representation of the next number 1N   is carried out 
per one clock cycle, which includes a record of the bit of 1 into the appropriate digit, and nulling the 
groups of the digits. This creates prerequisites for the creation of the high-speed Fibonacci counter. But 
most importantly, this counter uses only the minimal forms for the representation of numbers, these forms 
are the "allowed" Fibonacci representations and the main "checking" forms of the Fibonacci code.  
In order to ease a description of the structural circuit of the Fibonacci counter, we are changing 
renumbering the digits in the “truncated” Fibonacci code (24) and will use the Fibonacci code, in which 
the numeration of digits begins with the 1-st digit: 
1 1 1 2 3 1 2... ...n n n n i iN a F a F a F a F a F          (26)  
We will use this numeration below in the Fibonacci counter.   
4. Boolean realization of the Fibonacci counter for the minimal form 
4.1. A general description  
The analysis of the above Fibonacci counter algorithm shows that we should use 5 operational blocks 
for the realization of the Fibonacci counter: Register, Disposition Block, Block for Analysis, Block for 
Error Checking, and Block for Zero Installation. These blocks allow designing a high-speed and noise-
immune Fibonacci counter. Its noise immunity is achieved due to the presence of the “forbidden” states of 
the counter and high speed is achieved as a result of the absence of the previous carries, needed in the 
binary counters, and also the micro operations of convolutions and devolutions, used in the known 
Fibonacci counters [9-11]. These properties give some benefits compared with classical binary counters 
and the known Fibonacci counters [9-11]. 
 Let us consider the operation of the Fibonacci counter on the example of the 5-bit Fibonacci counter 
(Fig.1).  
 
 
Figure 1. The Fibonacci counter for the minimal form (Boolean realization) 
 
The Fibonacci counter in Fig.1 consists of the Register (the 5 RS-flip-flops FF1-FF5 with the logical 
circuits AND1-AND5), Block for Analysis (the logical circuits AND6-AND10), Disposition Block (the 
logical circuits AND11-AND15), Block for Error Checking (the logical circuits AND16-AND20 and 
OR6), Block for Zero Installation(the logical circuits AND21 and OR1-OR5). All these blocks have a 
regular structure and can be of unlimited length. Accordingly, the Fibonacci counters can have an 
unlimited length. To increase the length  of the Fibonacci counter, for example, on one digit (the sixth 
digit), it is only necessary to link corresponding outputs of the sixth digit to the inputs 1-9 by analogy as it 
was done previously in Fig. 1 at the connection of the fourth digit with the fifth digit. Herewith, we should 
put the logical circuit AND21 to the input of the sixth flip-flop. By analogy, we can design the seventh, 
eighth digits and so on up to n-th digit of the Fibonacci counter.  
4.2. TheRegister 
The Register (the 5 RS-flip-flops FF1-FF5 with the logical circuits AND1-AND5) is needed to 
memorize the counter states. For the counter in Fig.1, we use the RS-flip-flops FF1-FF5, as the most 
 simple, although we may use also other kinds of flip-flops, which perform this function, for example, JK-
flip-flops. The outputs of the RS-flip-flops FF1-FF5 are linked to the inputs of the logical circuits AND6-
AND10 of the Block for Analysis, but the inputs of the RS-flip-flopsFF1-FF5are linked with the Block 
for Zero Installation and the bus clock 
4.3. Block for Analysis, Block for Error Checking, Disposition Block, and Block 
for Zero Installation 
The Block for Analysis controls the outputs of the pairs of the neighboring flip-flops of the Register, 
starting from FF1 and FF2, which can be in three “allowed” states 00, 01 or 10. Let us recall, that the state 
11 for the two adjacent flip-flops is “forbidden,” in accordance with the algorithm of the Fibonacci 
counter. In order to identify the “forbidden” states, we introduced into the Fibonacci counter the Block for 
Error Checking, which signals about the error state of the Fibonacci counter.  
To analyze the location of the bits 1’s in the Fibonacci counter, we introduced the Disposition Block. 
The Disposition Block together with the Block for Analysis control that the flip-flops of the Register go 
to the next correct state of the counter.  
The Block for Zero Installation sets all flip-flops of the Register into zero state for the two cases. The 
first case, when any flip-flop of the Register is switched over into the state 1; herewith, all flip-flops on 
the left should be switched over into state 0. For the second case, the Block for Zero Installation sets all 
the flip-flops of the Register into zero state after the end of the counting cycle. 
A structure in Figure 1is quite simple and it is easily to trace that the transition from the minimal form 
of the number N  to the minimal form of the number 1N  is performed strictly in accordance to Table 2. 
5. Functioning of the Fibonacci counter for the minimal form 
5.1.The basic steps 
The Initial state. The Fibonacci counter in Fig.1 operates as follows. First, the Fibonacci counter is in 
the initial state, when all flip-flops FF1-FF5 of the Register are installed in the zero state. For this case, the 
logical signals of 0 from the direct outputs of the flip-flops FF1-FF4, according to Fig.1, enter to the 
inputs of the logical circuits AND2-AND5, respectively. Note that the inverse outputs of the flip-flops 
FF1-FF2 are connected with the inputs of the logical circuit AND6, and the inverse outputs of the flip-
flops FF2-FF3 are connected with the inputs of the logical circuit AND7 and so on up to the logical 
circuits AND10, as is shown on Fig.1, this means that on the outputs of the logical circuits AND6-AND10 
are formed the signals of 1. The logical signals of 1 from the outputs of the logical circuits AND6-AND10 
enter to the corresponding inputs of the logical circuits AND1-AND5, respectively.  
The First step. According to Fig.1, the first clock pulse enters to the inputs of the logical circuits 
AND1-AND5. However, if the Fibonacci counter is in the zero state 00000, only the flip-flop FF1 through 
the logical circuit AND1 can be switched over into the state of 1 because all the rest logical circuits 
 AND2-AND5 are blocked by the 0-signals, entered from the direct outputs of the flip-flops FF2-FF5. As a 
result, the Fibonacci counter is installed into the state 00001, corresponding to the integer 1. 
The Second step. The transition of the flip-flop FF1 into the state 1 leads to the following situation. 
The signal 0 appears on the output of the logical circuit AND6 and then on the input of the logical circuit 
AND1. This signal forbids the passage of the next clock pulse to the S-input of the flip-flop FF1. The 
logical circuit AND2, on the contrary, is open for the passing of the next clock pulse to the S-input of the 
flip-flop FF2. This means that the next (second) clock pulse switches over the flip-flop FF2 into the state 
of 1, while the second clock pulse, through the logical circuit OR1, switches over the flip-flop FF1 to the 
state 0. As a result, we get a new state of the Fibonacci counter 00010, corresponding to the integer 2. 
The Third step. Let us consider the situation with the logical circuit AND3 after the second step. This 
logical circuit has 4 inputs. Because the Fibonacci counter is in the state 00010, this means that the signal 
of 1 from the direct output of the flip-flop FF2 enters to the first input of the logical circuit AND3. 
Because the flip-flops FF3 and FF4 are in the state 0, this means that the signal 1 from the output of the 
logical circuit AND8 enters to the second input of the logical circuit AND3. Finally, let us consider the 
situation with the logical circuits AND6, AND7 and AND11. Because the Fibonacci counter is in the state 
00010, this means that the input signals of the logical circuits AND6, AND7 are equal 0 and the input 
signal of the logical circuit AND11 is equal 1. Thus, the signal 1 enters to the third input of the logical 
circuit AND3. This means that the third clock pulse, through the logical circuit AND3, enters to the S-
input of the flip-flop FF3 and switches over it into the state of 1. Besides, this logical 1, through the 
logical circuits OR2 and then OR1, enters to the R-inputs of the flip-flops FF2 and FF1 and switches over 
them into the state of 0. As a result, we get the new state of the Fibonacci counter 00100, corresponding to 
the integer 3. 
The Fourth step. When the Fibonacci counter is in the state 00100, the logical signals of 1 appear on 
the inverse outputs of the flip-flops FF2 and FF1. These logical signals lead to the appearance of the signal 
of 1 on the output of the logical circuit AND6. On the other hand, the signal of 1 from the output of the 
logic circuit AND6 enters to the input the logical circuit AND11 of the Disposition Block. This leads to 
the appearance of the logical 0 at the output of the logical circuit AND11. The signal of 0 from the output 
of the logical circuit AND11 leads to the appearance of the signal of 0 on the outputs of the logical circuits 
AND12, AND13, AND14. These signals of 0 enter to the inputs of the logical circuits AND3, AND4, 
AND5. Finally, the signal 0 on the inverse output of the flip-flop FF3, which is in state of 1, causes the 
logic signal 0 on the output of the logical circuit AND7 and on the input of the logical circuit AND2. This 
means that the next (fourth) clock pulse does not change the states of the flip-flops FF2-FF5. However, the 
flip-flop FF1 is switched over into the state of 1 with the fourth clock signal. As a result, the counter turns 
into the state 00101 what corresponds to the integer 4. 
The Fifth step. Let us now consider, how is performed the transition from the number 4 00101  to 
the next number 5 = 01000. For the situation 00101 the flip-flops FF1 and FF3 are in state of 1. This 
means that the signals 0 appear on the outputs of the logical circuits AND6-AND8. These signals enter to 
the inputs of the logic circuits AND1-AND3. The signals 0 on the outputs of the logical circuits AND7, 
 AND8 are a cause of the appearance of the signal of 1 on the output of the logical circuit AND12, and 
then this signal enters to the input of the logical circuit AND4. In addition, the signal of 1 enters to another 
input of the logical circuit AND4 from the direct output of the flip-flop FF3, which is in the state of 1. 
Also, the signal of 1 enters to the third input of the logical circuit AND4 from the output of the logical 
circuit AND9. As a result, the next (fifth) clock pulse sets flip-flop FF4in the state of 1, and then, through 
the logical circuits OR3-OR1, sets the flip-flops FF3,FF2, FF1into the state of 0.As a result, the Fibonacci 
counter turns in to the state 01000,corresponding to the number 5=01000.  
The Sixth step. As the flip-flops FF1, FF2, FF3 are in the state 0, then the signals of 0 enter to the 
corresponding inputs of the logical circuits AND2-AND4 from the direct outputs of these flip-flops. 
Besides, the signals of 1 enter to the inputs of the logical circuits AND6, AND7 from the inverse outputs 
of the flip-flops FF1, FF2, FF3, which are in the state of 0. The signals of 1enter to the inverse inputs of 
the logical circuit AND11 and they are a cause of the appearance of the signal of 0 on the output of the 
logical circuit AND11. This signal of 0 is a cause of the appearance of the signal of 0 on the output of the 
logical circuit AND12 and then AND13. The signal of 0 enters to the input of the logical circuit AND5 
from the output of the logical circuit AND13. Because the flip-flops FF1, FF2 are in the state 1, this is a 
cause of the appearance the signal of 1 on the output of the logical circuit AND6. This signal enters to the 
input of the logical circuit AND1. Thus, only the flip-flop FF1 can switch over with the clock pulse. The 
next (sixth) clocks signal switches over the flip-flop FF1 into the state of 1 and does not change the states 
of the flip-flops FF2-FF5. As a result, the Fibonacci counter turns into the state 01001, corresponding to 
the number 6=01001.  
The Seventh step. Further, by analogy, the next (seventh) clock pulse turns the Fibonacci counter into 
the state 01010, corresponding to the number 7=01010.  
The Eighth step. For this situation, there appear the signal 1 on the inputs of the logical circuit AND5 
and  the next (eights) clock pulse turns the Fibonacci counter into the state 10000, corresponding to the 
number 8=10000.  
The Last steps. This process will continue up the transition of the Fibonacci counter into the state 
10101, corresponding to the maximal number 12=10101, which can be represented with the 5-bit 
Fibonacci code in the minimal form. For this case, two signals of 1 enter to the inputs of the logical circuit 
AND21 from the direct input of the flip-flop FF5 and the logical circuit AND14 of the Disposition Block. 
The next clock pulse, through the logical circuits AND21 and OR5-OR1, turns the flip-flops FF1 - FF5 
into the initial state 00000. After that, the counter is ready for a new counting cycle. 
5.2. Increasing the Fibonacci counter capacity 
As mentioned above, the additional inputs and outputs of the counter 1 – 9 are intended for un limited 
increasing the Fibonacci counter capacity on the left and on the right. For that, we can use the standard set 
of logical circuits for one digit of the counter. This standard structure consists of one two-input logic 
circuit OR of the Block for zero installation, one flip-flop and one logical circuit AND of the Register, one 
 two-input logical circuit AND of the Block for Analysis, one two-input logical circuit AND of the 
Disposition Block, and one two-digit logical circuit of the Block for Error Checking 
5.3. Functioningof the Block for Error Checking 
The Block for Error Checking is, in fact, an external block regarding to the Fibonacci counter and does 
not affect the counting algorithm. Its task is to identify errors in the counter. The random appearance of 
two adjacent bits of 1 in the flip-flops of the Register lead to the fact that the “error signal” of 1 appears on 
one of the logical circuits AND of the Block for Error Checking. This “error signal” passes through the 
logical circuit OR6 to the output of the Block for Error Checking. For this case, the Fibonacci counter can 
start a new counting cycle or, if there is a duplicate counter, can be switched over on the duplicate counter.  
6. The main peculiarities of the Fibonacci counter for the minimal form 
6.1. A range of number representation for the minimal form 
Let us consider the n-bit minimal forms (9) of the Fibonacci code (6). It is clear that we can represent 
all integer numbers from the minimal number min 0 00...0.
n
N    to the maximal number maxN .  
In order to calculate the maximal number maxN , which can be represented by using the n-bit minimal 
forms of the Fibonacci code (6), we study carefully Table 1.  
Let us consider the adjacent Fibonacci representations of the numbers, taken from Table 1: 4=1010 and 
5=10000, 7=10100 and 8=100000, 12=101010 and 13=1000000 (see in bold in Table 1) and so on. Note 
that the numbers 5,8 and 13 are the Fibonacci numbers 5 6 75, 8, 13F F F   . It easy to see that the 
number 4=1010 is the maximal number, which can be represented by the 4-bit minimal form, the number 
7=10100 is the maximal number, which can be represented by the 5-bit minimal form, and the number 
12=101010 is the maximal number, which can be represented by the 6-bit minimal form. All of them are 
calculated according to the formulas: 4=5-1, 7=8-1, 12=13-1 
These arguments lead us to the following theorem, which can be proved by the induction on n. 
Theorem 2. The maximal number maxN , which can be represented by using n-bit minimal forms of the 
Fibonacci code (6), is equal to 1 1nF   ; in this case the range of number representation from 
min 0 00...0
n
N    to max 1 1nN F    is equal to 1nF  , where 1nF   is Fibonacci number.    
6.2. A redundancy of the Fibonacci code for the minimal form 
Let n m k   is a number of bits of redundant code, where m is a number of data bits, and k  is a 
number of redundant bits. Then, the relative redundancy of the code can be calculated according to the 
formula [15,16]: 
 1
k n m m
R
n n n

     (27)  
We now calculate the relative redundancy of the Fibonacci code(6) for the minimal form, by using 
the formula(27).According to Theorem 2, by using the n-bit minimal form of the Fibonacci code (6),we 
can represent 1n
F  integers in the range from min 0 00...0
n
N   to max 1 1nN F   . It is clear that we need 
2 1log nm F   bits to represent this number range in the classical binary code (7). Substituting this 
expression into (27), we get the following formula for the calculation of the relative redundancy of the 
Fibonacci code (6) for the minimal form: 
2 1log1 1 n
Fm
R
n n
     (28)  
To simplify the formula (28), we can use the so-called Binet's formula for the Fibonacci numbers 
[1,2]: 
1 1 1
1
1
1 5 1 5 1 5
2 2 2
5 5 5
n n n
n
nF
  


       
               
(29)  
where
1 5
1.618
2

    is the golden ratio [1, 2].  
By using (29), we can represent the formulas (28), as follows: 
2 2 2
1
log log log 5
21
n
R
n
  
   (30)  
With increasing n the expression (30) converges to the following:  
21 log 0.306R      (31)  
It is important to emphasize that the relative code redundancy (31) for the Fibonacci code (6) does not 
depend on the length of the Fibonacci representation  and in the limit is equal to 0.306 (30.6%).  
6.3. Error detection ability of the Fibonacci code 
We draw the following considerations, which are of general character and applicable for arbitrary 
redundant code [17]. If we use the minimal form for the number representation, then a number of the 
"allowed"n-bit Fibonacci representations  1 1 2 1... ...n n i ia a a a a a   is equal to the number of all the n-bit 
minimal forms 1nF  , while the number of all possible n-bit binary representations  1 1 2 1... ...n n i ia a a a a a   
is equal to 2n , then the number of the "for bidden" n-bit Fibonacci representations is equal to the 
difference
12
n
nF  . 
 Errors are detected in all cases when the "allowed" Fibonacci representations (minimal forms) pass into 
the "forbidden" Fibonacci representation. If the "allowed" Fibonacci representation passes into the other 
"allowed” Fibonacci representation, this is the case of "undetectable error." 
A number of all the possible transitions is equal to
1 2
n
nF   ; here, a number of the “detectable” 
transitions is equal to  1 12
n
n nF F   . A ratio  
 1 1 1
1
2
1
2 2
n
n n n
d n n
n
F F F
S
F
  

 
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
 (32)  
characterizes the error detection ability of the Fibonacci code (6).  
The numerical values of the coefficient d
S
, given by (32), for the various values of n, are presented in 
Table 3.  
 
Table 3. Error detection ability of the Fibonacci code for the minimal form 
12 %
10 1024 89 91.31
16 65 536 1597 97.56
24 16 777 216 75 025 99.55
n
n dn F S
 
 
By comparing the classical error-correcting codes [1, 2] with the Fibonacci code (6), we should not 
forget that the Fibonacci code (6) is, first of all, a numeral system. By using Fibonacci code, we can 
design noise-immune Fibonacci computers and microprocessors, which allow performing all the data 
transformations and providing checking these transformations. If we use the Fibonacci code (6) in 
computers, we don’t need to convert the non-redundant code (the binary code) into the redundant code and 
conversely. This automatically solves encoding-decoding problem and leads to the simplification of 
computational structures.  
Thus, the Fibonacci code (6) exceeds the classical error-correcting codes [1, 2], first of all, in 
qualitative relation (because the classical error-correcting codes don't are numeral systems). On the other 
hand, the Fibonacci code (6) is redundant binary numeral system what allows detecting errors in 
computers. This means that the Fibonacci code (6) exceeds the classical binary numeral system regarding 
error detection ability. 
6.4. The main advantages of the Fibonacci counter for the minimal form 
The main peculiarity of the Fibonacci counter in Fig.1 compared with the well-known Fibonacci 
counters [9] consists in the fact that the counter functions only in the minimal form of the Fibonacci code 
(6). All other forms of number representation in the Fibonacci code (6) are “forbidden,” and their 
occurrence is a signal of errors, which may occur in the Fibonacci counter under the influence of various 
 internal and external effects. As can be seen from Table 3, the coefficient of error detection increases with 
an increase of the Fibonacci counter capacity. For example, the 24-bit Fibonacci counter has a coefficient 
of error detection equal 99.55%.Recall that a potential error detection coefficient for the code with parity 
check, used widely in computers today, is equal only 50%. On the other hand, the device for error 
detection for the Fibonacci code (see Fig.1) is simpler than the similar device for the code with parity 
check. 
The Fibonacci counter in Fig.1 has a fairly high speed. This is achieved due to the fact that the carry-
overs from the digit to digit are absent. This improves a speed in comparison with the known binary error-
correcting counters and the known Fibonacci counters [9-12], based on the “convolutions” and 
“devolutions.” A time delay in this device only occurs in the chain of the logic circuits AND in the 
Disposition Block and the Block for Zero Installation (see Fig.1). However, this delay occurs within one 
clock cycle in parallel with switching over one flip-flop, but not during several cycles, as it usually occurs 
in the noise-immune binary counters. Regarding a speed, this counter is comparable to the classical binary 
counter with ripple-through carry, but it differs from it with high noise immunity. This counting device 
was realized as a computer model in the program Electronics Workbench and its efficiency has been 
confirmed. 
As follows from Fig.1, the proposed counter has a high homogeneity of logical elements and 
connections between them what is important for microelectronics and nanoelectronics. This is another 
advantage of the Fibonacci counter in Fig.1.  
Thus, the proposed counter has high noise immunity and informational reliability (see Table 3), it has 
sufficiently big speed and regular structure. Therefore, it makes sense to recommend this counter for the 
use in digital devices, which require high-performance, noise immunity and reliability, such as devices for 
frequency measurement and control systems for critical applications. 
7. Instead conclusions: a significance of Zeckendorf’s Theorem for future development of 
computing and microelectronic technology 
As we mentioned in the Introduction, in 1939 the Belgian medical doctor, army officer and amateur of 
mathematics Eduardo Zeckendorf (1901-1983) had proved in 1939 the interesting theorem, known in 
Fibonacci numbers theory [1, 2] as Zeckendorf's Theorem [3]. This theorem is the mathematical result of 
great importance for computer technology. This theorem concerns to the representation of positive 
integers as a sum of Fibonacci numbers. Thus, Eduardo Zeckendorf predicted in his famous theorem a 
principally new way in the development of computer technology – Fibonacci computers, which begun to 
develop in modern science starting since 60th years of 20 c. [4-19]. 
The Fibonacci counter in Fig.1 is only the first step for designing the reliable Fibonacci computers 
based on Zeckendorf's Theorem and on the conception of the minimal form, based on this theorem. 
The next step in the development of the Fibonacci computers is to design all operational devices of the 
Fibonacci computers, in particular, ALU, memory and microchips, on the base of the minimal form. In the 
 Fibonacci computers, ALU, memory and microchips, all the input and output data should be represented 
in the minimal form what provides the continuous checking of errors on all stages of data transformations 
in Fibonacci computers (arithmetical operations, storage and data transmission). A further increasing of 
reliability is connected with the use of the so-called Fibonacci p-codes [6, 8, 12] and codes of the golden 
p-proportions [12-15]. 
Description of the invention is beyond the scope of this article. 
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